Welcome to PCForumz.com!
FAQFAQ    SearchSearch      ProfileProfile    Private MessagesPrivate Messages   Log inLog in

Intel P4's: why so cheap on the L1 cache?

 
   Hardware Problem Solving Community! (Home) -> Chips RSS
Next:  BIOS will not see hard drive  
Author Message
Doug

External


Since: Jan 12, 2007
Posts: 14



(Msg. 1) Posted: Tue Feb 06, 2007 10:19 pm
Post subject: Intel P4's: why so cheap on the L1 cache?
Archived from groups: comp>sys>ibm>pc>hardware>chips (more info?)

My old Athlon XP had 64KB instruction + 64KB data L1 cache, why did Intel go
so cheap and only include 16KB data and 12Ku-op on the P4's? Hell, even the
K62's had 32KB instruction + 32KB data w/their L1 cache!

 >> Stay informed about: Intel P4's: why so cheap on the L1 cache? 
Back to top
Login to vote
Joe Pfeiffer

External


Since: Oct 10, 2003
Posts: 19



(Msg. 2) Posted: Tue Feb 06, 2007 10:19 pm
Post subject: Re: Intel P4's: why so cheap on the L1 cache? [Login to view extended thread Info.]
Archived from groups: per prev. post (more info?)

"Doug" writes:

> My old Athlon XP had 64KB instruction + 64KB data L1 cache, why did Intel go
> so cheap and only include 16KB data and 12Ku-op on the P4's? Hell, even the
> K62's had 32KB instruction + 32KB data w/their L1 cache!

http://citeseer.ist.psu.edu/580459.html

 >> Stay informed about: Intel P4's: why so cheap on the L1 cache? 
Back to top
Login to vote
Amy Lee

External


Since: Feb 07, 2007
Posts: 3



(Msg. 3) Posted: Wed Feb 07, 2007 4:45 pm
Post subject: Re: Intel P4's: why so cheap on the L1 cache? [Login to view extended thread Info.]
Archived from groups: per prev. post (more info?)

On Tue, 06 Feb 2007 22:19:16 +0000, Doug wrote:

> My old Athlon XP had 64KB instruction + 64KB data L1 cache, why did Intel go
> so cheap and only include 16KB data and 12Ku-op on the P4's? Hell, even the
> K62's had 32KB instruction + 32KB data w/their L1 cache!
Because Intel just sells his band, not technology. I love AMD as you love.
 >> Stay informed about: Intel P4's: why so cheap on the L1 cache? 
Back to top
Login to vote
Display posts from previous:   
Related Topics:
L1 cache disabled OR NOT? - I upgraded my old dell xps d 233Mhz with the powerleap 1.4 celeron cpu. It's working great on bios A09 and windows 98se at 933Mhz. One question then, at start up there is an two beep error message - error system cache - cache disabled! I just hit escap...

external cache on an amd64 - ive recently had a thought and figured i would post here to see if it were mad or not. my understanding is the amd has 3 hypertransport links which can connect ram other slots or ever other processors to it. now i was wondering if it would be possible..

compiler and locality and cache write through policy - hey, I have two questions regarding the cache and code optimisation and woul appreciate your help :) 1- Do current compilers interchange nested loops order to minimise page fault as well as cache fault? for instance if the arrays are stored in row..

AMD Phenom L3 cache bug explained - There was a bug detected in the L3 cache of the newly introduced AMD Phenom and Barcelona quad-core processors. It's apparently what's causing the delay of the introduction of faster versions of the Phenom & Opteron(so far it's only available upto...

Cheap DDR ram doesn't work? - I have three modules of 256mb pc2100 ram and they just won't work in my two motherboards. Two are Kingston ValueRam, the other is Spectek. (Spectek one is actually pc2700) One is an nForce2 board (MSI) and the other (Asrock) has the latest Via ..
   Hardware Problem Solving Community! (Home) -> Chips All times are: Pacific Time (US & Canada)
Page 1 of 1

 
You can post new topics in this forum
You can reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum



[ Contact us | Terms of Service/Privacy Policy ]